6 lines
No EOL
87 B
Verilog
6 lines
No EOL
87 B
Verilog
module top(
|
|
input [1:0] sw,
|
|
output ledr
|
|
);
|
|
assign ledr = sw[1] ^ sw[0];
|
|
endmodule |