xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions

nemu,chore: reformat c/c++ code

Browse source
This commit is contained in:
xinyangli 2024-08-13 18:49:08 +08:00
parent a5790308f0
commit 96ae890632
Signed by: xin
SSH key fingerprint: SHA256:qZ/tzd8lYRtUFSrfBDBMcUqV4GHKxqeqRA3huItgvbk
8 changed files with 84 additions and 96 deletions
Download patch file Download diff file Expand all files Collapse all files

72
nemu/tools/spike-diff/difftest.cc
View file

@ -13,35 +13,35 @@
* See the Mulan PSL v2 for more details.
***************************************************************************************/
#include "../../include/common.h"
#include "mmu.h"
#include "sim.h"
#include "../../include/common.h"
#include <difftest-def.h>
#define NR_GPR MUXDEF(CONFIG_RVE, 16, 32)
static std::vector<std::pair<reg_t, abstract_device_t*>> difftest_plugin_devices;
static std::vector<std::pair<reg_t, abstract_device_t *>>
difftest_plugin_devices;
static std::vector<std::string> difftest_htif_args;
static std::vector<std::pair<reg_t, mem_t*>> difftest_mem(
1, std::make_pair(reg_t(DRAM_BASE), new mem_t(CONFIG_MSIZE)));
static std::vector<std::pair<reg_t, mem_t *>>
difftest_mem(1, std::make_pair(reg_t(DRAM_BASE), new mem_t(CONFIG_MSIZE)));
static debug_module_config_t difftest_dm_config = {
.progbufsize = 2,
.max_sba_data_width = 0,
.require_authentication = false,
.abstract_rti = 0,
.support_hasel = true,
.support_abstract_csr_access = true,
.support_abstract_fpr_access = true,
.support_haltgroups = true,
.support_impebreak = true
};
.progbufsize = 2,
.max_sba_data_width = 0,
.require_authentication = false,
.abstract_rti = 0,
.support_hasel = true,
.support_abstract_csr_access = true,
.support_abstract_fpr_access = true,
.support_haltgroups = true,
.support_impebreak = true};
struct diff_context_t {
word_t gpr[MUXDEF(CONFIG_RVE, 16, 32)];
word_t pc;
};
static sim_t* s = NULL;
static sim_t *s = NULL;
static processor_t *p = NULL;
static state_t *state = NULL;
@ -50,36 +50,35 @@ void sim_t::diff_init(int port) {
state = p->get_state();
}
void sim_t::diff_step(uint64_t n) {
step(n);
}
void sim_t::diff_step(uint64_t n) { step(n); }
void sim_t::diff_get_regs(void* diff_context) {
struct diff_context_t* ctx = (struct diff_context_t*)diff_context;
void sim_t::diff_get_regs(void *diff_context) {
struct diff_context_t *ctx = (struct diff_context_t *)diff_context;
for (int i = 0; i < NR_GPR; i++) {
ctx->gpr[i] = state->XPR[i];
}
ctx->pc = state->pc;
}
void sim_t::diff_set_regs(void* diff_context) {
struct diff_context_t* ctx = (struct diff_context_t*)diff_context;
void sim_t::diff_set_regs(void *diff_context) {
struct diff_context_t *ctx = (struct diff_context_t *)diff_context;
for (int i = 0; i < NR_GPR; i++) {
state->XPR.write(i, (sword_t)ctx->gpr[i]);
}
state->pc = ctx->pc;
}
void sim_t::diff_memcpy(reg_t dest, void* src, size_t n) {
mmu_t* mmu = p->get_mmu();
void sim_t::diff_memcpy(reg_t dest, void *src, size_t n) {
mmu_t *mmu = p->get_mmu();
for (size_t i = 0; i < n; i++) {
mmu->store<uint8_t>(dest+i, *((uint8_t*)src+i));
mmu->store<uint8_t>(dest + i, *((uint8_t *)src + i));
}
}
extern "C" {
__EXPORT void difftest_memcpy(paddr_t addr, void *buf, size_t n, bool direction) {
__EXPORT void difftest_memcpy(paddr_t addr, void *buf, size_t n,
bool direction) {
if (direction == DIFFTEST_TO_REF) {
s->diff_memcpy(addr, buf, n);
} else {
@ -87,7 +86,7 @@ __EXPORT void difftest_memcpy(paddr_t addr, void *buf, size_t n, bool direction)
}
}
__EXPORT void difftest_regcpy(void* dut, bool direction) {
__EXPORT void difftest_regcpy(void *dut, bool direction) {
if (direction == DIFFTEST_TO_REF) {
s->diff_set_regs(dut);
} else {
@ -95,31 +94,27 @@ __EXPORT void difftest_regcpy(void* dut, bool direction) {
}
}
__EXPORT void difftest_exec(uint64_t n) {
s->diff_step(n);
}
__EXPORT void difftest_exec(uint64_t n) { s->diff_step(n); }
__EXPORT void difftest_init(int port) {
difftest_htif_args.push_back("");
const char *isa = "RV" MUXDEF(CONFIG_RV64, "64", "32") MUXDEF(CONFIG_RVE, "E", "I") "MAFDC";
const char *isa =
"RV" MUXDEF(CONFIG_RV64, "64", "32") MUXDEF(CONFIG_RVE, "E", "I") "MAFDC";
cfg_t cfg(/*default_initrd_bounds=*/std::make_pair((reg_t)0, (reg_t)0),
/*default_bootargs=*/nullptr,
/*default_isa=*/isa,
/*default_priv=*/DEFAULT_PRIV,
/*default_varch=*/DEFAULT_VARCH,
/*default_misaligned=*/false,
/*default_endianness*/endianness_little,
/*default_endianness*/ endianness_little,
/*default_pmpregions=*/16,
/*default_mem_layout=*/std::vector<mem_cfg_t>(),
/*default_hartids=*/std::vector<size_t>(1),
/*default_real_time_clint=*/false,
/*default_trigger_count=*/4);
s = new sim_t(&cfg, false,
difftest_mem, difftest_plugin_devices, difftest_htif_args,
difftest_dm_config, nullptr, false, NULL,
false,
NULL,
true);
s = new sim_t(&cfg, false, difftest_mem, difftest_plugin_devices,
difftest_htif_args, difftest_dm_config, nullptr, false, NULL,
false, NULL, true);
s->diff_init(port);
}
@ -127,5 +122,4 @@ __EXPORT void difftest_raise_intr(uint64_t NO) {
trap_t t(NO);
p->take_trap_public(t, state->pc);
}
}