xin/ysyx-workbench
1
0
Fork 0
Code Issues Pull requests 1 Projects Releases Packages Wiki Activity Actions

npc: wip, cannot build

Browse source
This commit is contained in:
xinyangli 2024-07-09 20:42:01 +08:00
parent 29a9850210
commit 3acab0a751
Signed by: xin
SSH key fingerprint: SHA256:qZ/tzd8lYRtUFSrfBDBMcUqV4GHKxqeqRA3huItgvbk
19 changed files with 404 additions and 128 deletions
Download patch file Download diff file Expand all files Collapse all files

8
npc/core/src/main/resources/RamDpi.v
View file

@ -14,7 +14,7 @@ module RamDpi (
input reg [31:0] pc,
output reg [31:0] inst
);
always @(*) begin
always @(posedge clock) begin
if (valid) begin // 有读写请求时
readData = pmem_read(readAddr);
if (writeEnable) begin // 有写请求时
@ -22,8 +22,8 @@ module RamDpi (
end
end
else begin
readData = 0;
readData = 32'h80000000;
end
inst = pmem_read(pc);
end
endmodule
assign inst = pmem_read(pc);
endmodule

4
npc/core/src/main/scala/top/FlowMain.scala
View file

@ -242,12 +242,12 @@ class Control(width: Int) extends RawModule {
(xori , (r(true.B) :: r(rAluOut) ::
r(false.B) :: r(pStaticNpc) ::
r(aOpOr) :: r(aSrcARs1) :: r(aSrcBImmI) :: l(Bool()) ::
r(aOpXor) :: r(aSrcARs1) :: r(aSrcBImmI) :: l(Bool()) ::
r(false.B) :: l(UInt(4.W)):: r(false.B) :: HNil)),
(ori , (r(true.B) :: r(rAluOut) ::
r(false.B) :: r(pStaticNpc) ::
r(aOpXor) :: r(aSrcARs1) :: r(aSrcBImmI) :: l(Bool()) ::
r(aOpOr) :: r(aSrcARs1) :: r(aSrcBImmI) :: l(Bool()) ::
r(false.B) :: l(UInt(4.W)):: r(false.B) :: HNil)),
(andi , (r(true.B) :: r(rAluOut) ::